

REMARKS

Claims 1-22 are now pending in the application. Claim 16 is amended herein. The Examiner is respectfully requested to reconsider and withdraw the rejections in view of the amendments and remarks contained herein.

Applicants would like to thank the Examiner for courtesy extended during the interview on July 31, 2008. During the interview, the Examiner agreed that the claims distinguish over the prior art of record.

REJECTION UNDER 35 U.S.C. § 103

Claims 1-15 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Saito (U.S. Pat. No. 5,774,134), Yoshikawa (U.S. Pat. No. 6,393,352) and Pope (U.S. Pat. No. 5,847,705).

With respect to Claim 1, Saito, Yoshikawa, Takala, and Pope fail to show, teach or suggest control circuitry to copy display data from an external frame buffer to an internal frame buffer during reading of the same display data by a display controller from the external frame buffer.

In the Office Action, the Examiner admits that Yoshikawa, Takala, and Pope fail to disclose each and every limitation of Claim 1. The Examiner relies on Saito for the deficiencies of Yoshikawa, Takala, and Pope. Specifically the Examiner relies on Saito for the disclosure of transferring data from an external frame buffer to an internal frame buffer while transferring the same data from the external frame buffer to a display controller.

As best understood by Applicant, Saito discloses a graphic display device that includes a frame memory 14 (external memory) and a graphics unit 15. The graphics unit 15 includes frame memory 19 (internal memory) and a display control unit 24. The frame memory 19 includes a transfer area 22 and a display area 23. Data from the frame memory 14 is passed to the transfer area 22. Data from the transfer area 22 is passed to the display area 23 and also to a display control unit 24. See FIG. 7 and col. 5, lines 42-55 of Saito.

The data from the frame memory 14, however, is not passed to the frame memory 19 and to the display control unit 24 during the same time period. The data is first transferred to the frame memory 19 and then subsequently transferred to the display control unit 24. Also, it appears that the data that is received from the display control unit 24 is not the same data that is stored in the frame memory 14. Updated data appears to be stored in the frame memory 14 when the data stored in the areas 22 and 23 is passed to the display control unit 24. This is unlike the apparatus of Claim 1, in which the data received by the display controller is the same data that is stored in the external frame buffer.

In addition, the transfers of data from the transfer area 22 to the display area 23 and from the transfer area 22 to the display control unit 24 are not from an external memory (frame buffer), as admitted by the Examiner during the Interview. Thus, Saito does not disclose transfer of data from an external frame buffer to an internal frame buffer when transfer of the same data is performed between the external frame buffer and a display controller.

It is a longstanding rule that to establish a prima facie case of obviousness of a claimed invention, all of the claim limitations must be taught or suggested by the prior art. *In re Royka*, 180 USPQ 143 (CCPA 1974), see MPEP §2143.03. Thus, Claim 1 is allowable for at least the above reasons.

With respect to Claim 1, Applicant respectfully submits that it is improper to combine Saito, Yoshikawa, Takala, and Pope as suggested by the Examiner. For example, the Examiner relies on Yoshikawa to show that it would have been obvious for the transfer area 22 of Saito to be an external frame buffer. Applicant respectfully disagrees.

As best understood by Applicant, Yoshikawa discloses a data processing unit that includes a video controller. The video controller performs data exchange between an internal memory and an external memory. Thus, Saito and Yoshikawa transfer data from an external memory (frame memory 14 of Saito and external memory 48 of Yoshikawa) to an internal memory (frame memory 19 of Saito and internal memory 42 of Yoshikawa). There is no suggestion in either reference to replace the frame memory 19 or the transfer area 22 of Saito with the external memory 48 of Yoshikawa.

Moreover, the transfer area 22 of Saito performs differently and is used for a different purpose than the external memory 48 of Yoshikawa. The transfer area 22 of Saito is used to transfer data from the frame memory 14 to both a display area 23 and a display control unit 24 for display and error detection purposes. The external memory 48 of Yoshikawa is used to store data that is less frequently used or that requires less processing time. The data in the external memory 48 is transferred to

either the internal memory 42 or to a display, but not to both the internal memory 42 and the display.


Therefore, Claim 1 is allowable for at least the above reasons. Claim 16 is allowable for at least similar reasons as Claim 1. Claims 2-15 and 17-22 ultimately depend from Claims 1 and 16 and are allowable for at least similar reasons.

CONCLUSION

It is believed that all of the stated grounds of rejection have been properly traversed, accommodated, or rendered moot. Applicant therefore respectfully requests that the Examiner reconsider and withdraw all presently outstanding rejections. It is believed that a full and complete response has been made to the outstanding Office Action and the present application is in condition for allowance. Thus, prompt and favorable consideration of this amendment is respectfully requested. If the Examiner believes that personal communication will expedite prosecution of this application, the Examiner is invited to telephone the undersigned at (248) 641-1600.

Respectfully submitted,

Dated: August 14, 2008

By: 
Michael D. Higgins
Reg. No. 34,754

Jeffrey J. Chapp
Reg. No. 50,579

HARNESS, DICKEY & PIERCE, P.L.C.
P.O. Box 828
Bloomfield Hills, Michigan 48303
(248) 641-1600

MDW/JJC